100V Dual N-Channel PowerTrench MOSFET

KDS3912



■ Features

- 3 A, 100 V. $R_{DS(ON)}$ = 125mΩ @ V_{GS} = 10 V
  $R_{DS(ON)}$ = 135mΩ @ V_{GS} = 6 V
- Low gate charge (14 nC typical)
- Fast switching speed
- High performance trench technology for extremely low $R_{DS(ON)}$
- High power and current handling capability



■ Absolute Maximum Ratings Ta = 25℃

Parameter	Symbol	Rating	Unit
Drain to Source Voltage	V_{DSS}	100	V
Gate to Source Voltage	V_{GS}	±20	V
Drain Current Continuous (Note 1a)	I_D	3	A
Drain Current Pulsed		20	A
Power Dissipation for Dual Operation	P_D	1.6	W
Power Dissipation for Single Operation (Note 1a)	P_D	1	W
Power Dissipation for Single Operation (Note 1b)		0.9	
Power Dissipation for Single Operation (Note 1c)		0.9	
Operating and Storage Temperature	T_J, T_{STG}	-55 to 175	℃
Thermal Resistance Junction to Case (Note 1)	$R_{\theta JC}$	40	℃/W
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	78	℃/W

KDS3912

■ Electrical Characteristics Ta = 25℃

Parameter	Symbol	Testconditons	Min	Typ	Max	Unit
Single Pulse Drain-Source Avalanche Energy	W_{DSS}	Single Pulse,V_{DD}=50V,I_D=3A(Not 2)			90	mJ
Maximum Drain-Source Avalanche Current	I_{AR}	(Not 2)			3.0	A
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS} = 0 V, I_D = 250 μA	100			V
Breakdown Voltage Temperature Coefficient	$\frac{\Delta BV_{DSS}}{\Delta T_J}$	I_D = 250 μA, Referenced to 25℃		108		mV/℃
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 80 V, V_{GS} = 0 V			10	μA
Gate-Body Leakage, Forward	I_{GSSF}	V_{GS} = 20 V, V_{DS} = 0 V			100	nA
Gate-Body Leakage, Reverse	I_{GSSR}	V_{GS} = -20 V, V_{DS} = 0 V			-100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 μA	2	2.5	4	V
Gate Threshold Voltage Temperature Coefficient	$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	I_D = 250 μA, Referenced to 25℃		-6		mV/℃
Static Drain-Source On-Resistance	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 3 A		92	125	mΩ
		V_{GS} = 6 V, I_D = 2.8 A		98	135	
		V_{GS} = 10 V, I_D =3 A,TJ = 125℃		175	250	
On-State Drain Current	$I_{D(on)}$	V_{GS} = 10 V, V_{DS} = 10V	10			A
Forward Transconductance	g_{FS}	V_{DS} = 10 V, I_D = 3A		11		S
Input Capacitance	C_{iss}	V_{DS} = 50 V, V_{GS} = 0 V,f = 1.0 MHz		632		pF
Output Capacitance	C_{oss}			40		pF
Reverse Transfer Capacitance	C_{rss}			20		pF
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = 50 V, I_D = 1 A,V_{GS} = 10 V, R_{GEN} = 6 Ω		8.5	17	ns
Turn-On Rise Time	t_r			2	4	ns
Turn-Off Delay Time	$t_{d(off)}$			23	37	ns
Turn-Off Fall Time	t_f			4.5	9	ns
Total Gate Charge	Q_g	V_{DS} = 50 V, I_D = 3 A,V_{GS} = 10 V (Note 2)		14	20	nC
Gate-Source Charge	Q_{gs}			2.4		nC
Gate-Drain Charge	Q_{gd}			3.8		nC
Maximum Continuous Drain-Source Diode Forward Current	I_S				1.3	A
Drain-Source Diode Forward Voltage	V_{SD}	V_{GS} = 0 V, I_S = 1.3 A (Not 2)		0.76	1.2	V
Diode Reverse Recovery Time	trr	I_F = 3A		30		nS
Diode Reverse Recovery Charge	Qrr	di_F/dt = 100 A/μs (Not 2)		106		nC

Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in² pad of 2 oz copper



b) 125°C/W when mounted on a 0.02 in² pad of 2 oz copper



c) 135°C/W when mounted on a minimum pad.

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%