


N-Channel MOSFET


2KK5048DFN

■ Features

- High-speed switching
- Small gate charge
- Low drain-source on-resistance:
 $R_{DS(ON)} = 0.9 \text{ m}\Omega$ (typ.) ($V_{GS} = 10 \text{ V}$)
- Low leakage current:
 $I_{DSS} = 10 \mu\text{A}$ (max) ($V_{DS} = 30 \text{ V}$)
- Enhancement mode



PDFN5x6-8

■ Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D $T_c=25^\circ\text{C}$, Note 1	150	A
Pulsed Drain Current		60	
Single-pulse Avalanche Energy	E_{AS}	355	mJ
Avalanche Current	I_{AR}	60	A
Power Dissipation	P_D $T_c=25^\circ\text{C}$ $t=10\text{s}$, Note 3	64	W
		2.8	
		1.6	
Channel-to-case Thermal Resistance	$R_{th(ch-c)}$	1.95	°C/W
Channel-to-ambient Thermal Resistance	$R_{th(ch-a)}$ $t=10\text{s}$, Note 3	44.6	
Channel-to-ambient Thermal Resistance		78.1	
Channel Temperature	T_{ch}	150	°C
Storage Temperature Range	T_{stg}	-55 to 150	

Note 1: Ensure that the channel temperature does not exceed 150°C.

Note 2: Limited by silicon chip capability. Package limit is 60 A.

Note 3: Device mounted on a glass-epoxy board (a)


Note 4: Device mounted on a glass-epoxy board (b)

Note 5: $V_{DD} = 24 \text{ V}$, $T_{ch} = 25^\circ\text{C}$ (initial), $L = 76 \mu\text{H}$, $I_{AR} = 60 \text{ A}$



FR-4
25.4 x 25.4 x 0.8
(Unit: mm)

Device Mounted on a Glass-Epoxy
Board (a)



FR-4
25.4 x 25.4 x 0.8
(Unit: mm)

Device Mounted on a Glass-Epoxy
Board (b)







N-Channel MOSFET

2KK5048DFN

■ Electrical Characteristics ($T_a = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	BVDSS	$I_D = 10 \text{ mA}, V_{GS} = 0 \text{ V}$	30			V
	BVDSX	$I_D = 10 \text{ mA}, V_{GS} = -20 \text{ V}$	15			
Zero Gate Voltage Drain Current	Idss	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			10	μA
Gate to Source Leakage Current	IGSS	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Gate to Source Threshold Voltage	V _{th}	$V_{DS} = 10 \text{ V}, I_D = 0.5 \text{ mA}$	1.3		2.3	V
Static Drain-Source On-Resistance	R _{Ds(ON)}	$V_{GS} = 10 \text{ V}, I_D = 30 \text{ A}$		0.9	1.4	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}, I_D = 30 \text{ A}$			2.1	
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, f = 1 \text{ MHz}$		3400	4400	pF
Output Capacitance	C _{oss}			1800		
Reverse Transfer Capacitance	C _{rss}			93	200	
Gate Resistance	R _g			1.1	1.7	Ω
Total Gate Charge	Q _g	$V_{DD} \approx 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 60 \text{ A}$		46		nC
Total Gate Charge		$V_{DD} \approx 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 60 \text{ A}$		20		
Gate Source Charge 1	Q _{gs1}	$V_{DD} \approx 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 60 \text{ A}$		12.1		
Gate Drain Charge	Q _{gd}			4.3		
Gate Switch Charge	Q _{sw}			10.6		
Turn-On Delay Time	t _{d(on)}	$V_{GS} = 10 \text{ V}, V_{DD} \approx 15 \text{ V}, R_L = 0.5 \Omega, R_{GEN} = 4.7 \Omega$		16		ns
Turn-On Rise Time	t _r			5.6		
Turn-Off Delay Time	t _{d(off)}			50		
Turn-Off Fall Time	t _f			8.9		
Body Diode Reverse Recovery Time	t _{rr}	$I_F = 20 \text{ A}, dI/dt = 500 \text{ A}/\mu\text{s}$		12.6		nC
Body Diode Reverse Recovery Charge	Q _{rr}			15.2		
Maximum Body-Diode Continuous Current	I _s				200	A
Diode Forward Voltage	V _{SD}	$V_{GS} = 0 \text{ V}, I_S = 60 \text{ A}$			1.2	V

Note 6: Ensure that the channel temperature does not exceed 150°C .

N-Channel MOSFET**2KK5048DFN****■ Typical Characteristics**Fig. 1 I_D - V_{DS} Fig. 2 I_D - V_{DS} Fig. 3 I_D - V_{GS} Fig. 4 V_{DS} - V_{GS} Fig. 5 $R_{DS(ON)}$ - I_D Fig. 6 $R_{DS(ON)}$ - T_A

N-Channel MOSFET

2KK5048DFN




Fig. 7 IdR - Vds




Fig. 8 Capacitance - Vds




Fig. 9 Vth - Ta




Fig. 10 Dynamic Input/Output Characteristics




Fig. 11 PD - Ta(Guaranteed Maximum)




Fig. 12 PD - Tc(Guaranteed Maximum)





N-Channel MOSFET**2KK5048DFN**Fig. 13 r_{th} - t_w (Guaranteed Maximum)

Fig. 14 Safe Operating Area(Guaranteed Maximum)

N-Channel MOSFET**2KK5048DFN****■ PDFN5x6-8 Package Outline Dimensions**

Bottom View

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	10°	12°	10°	12°

■ PDFN5x6-8 Suggested Pad Layout**Note:**

1. Controlling dimension:in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.