


## P-Channel MOSFET

## 2KJ7105DFN

## ■ Features

● V <sub>DS</sub>	-20V
● I <sub>D</sub> (at V <sub>GS</sub> =-4.5V)	-40A
● R <sub>DS(ON)</sub> (at V <sub>GS</sub> =-4.5V)	< 9.5mΩ
● R <sub>DS(ON)</sub> (at V <sub>GS</sub> =-2.5V)	< 12.5mΩ
● R <sub>DS(ON)</sub> (at V <sub>GS</sub> =-1.8V)	< 18mΩ

■ Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted.

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V <sub>DS</sub>	-20	V
Gate-Source Voltage	V <sub>GS</sub>	±8	
Continuous Drain Current	T <sub>C</sub> =25°C	I <sub>D</sub>	A
	T <sub>C</sub> =100°C	-40	
Pulsed Drain Current <sup>C</sup>	I <sub>DM</sub>	-100	
Continuous Drain Current	T <sub>A</sub> =25°C	I <sub>DSM</sub>	
	T <sub>A</sub> =70°C	-14.5	
Avalanche Current <sup>C</sup>	I <sub>AS</sub> , I <sub>AR</sub>	-40	
Avalanche energy L=0.1mH <sup>C</sup>	E <sub>AS</sub> , E <sub>AR</sub>	80	mJ
Power Dissipation <sup>B</sup>	T <sub>C</sub> =25°C	P <sub>D</sub>	W
	T <sub>C</sub> =100°C	29	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =25°C	P <sub>DSM</sub>	°C/W
	T <sub>A</sub> =70°C	3.1	
Thermal Resistance.Junction- to-Ambient <sup>A</sup>	t ≤ 10s	R <sub>thJA</sub>	40
Thermal Resistance.Junction- to-Ambient <sup>A,D</sup>	Steady-State		75
Thermal Resistance.Junction- to-Case	Steady-State	R <sub>thJC</sub>	4.2
Junction Temperature	T <sub>J</sub>	150	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to 150	

A. The value of R<sub>JA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> = 25°C. The Power dissipation P<sub>DSM</sub> is based on R<sub>JA</sub> t ≤ 10s value and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25°C.

D. The R<sub>JA</sub> is the sum of the thermal impedance from junction to case R<sub>JC</sub> and case to ambient.

## P-Channel MOSFET

## 2KJ7105DFN

■ Electrical Characteristics ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{Id} = -250\mu\text{A}, \text{V}_{\text{GS}} = 0\text{V}$	-20			V
Zero Gate Voltage Drain Current	$\text{Id}_{\text{SS}}$	$\text{V}_{\text{DS}} = -20\text{V}, \text{V}_{\text{GS}} = 0\text{V}$			-1	$\mu\text{A}$
		$\text{V}_{\text{DS}} = -20\text{V}, \text{V}_{\text{GS}} = 0\text{V}, T_J = 25^\circ\text{C}$			-5	
Gate-Body Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{DS}} = 0\text{V}, \text{V}_{\text{GS}} = \pm 8\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{Id} = -250\mu\text{A}$	-0.3		-0.9	V
On state drain current	$\text{Id}(\text{ON})$	$\text{V}_{\text{GS}} = -4.5\text{V}, \text{V}_{\text{DS}} = -5\text{V}$	-100			A
Static Drain-Source On-Resistance	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = -4.5\text{V}, \text{Id} = -14\text{A}$			9.5	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = -4.5\text{V}, \text{Id} = -14\text{A}, T_J = 125^\circ\text{C}$			13.5	
		$\text{V}_{\text{GS}} = -2.5\text{V}, \text{Id} = -13\text{A}$			12.5	
		$\text{V}_{\text{GS}} = -1.8\text{V}, \text{Id} = -11\text{A}$			18	
Forward Transconductance	$\text{g}_{\text{FS}}$	$\text{V}_{\text{DS}} = -5\text{V}, \text{Id} = -14\text{A}$		72		S
Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = -10\text{V}, f = 1\text{MHz}$	2795	3495	4195	$\text{pF}$
Output Capacitance	$\text{C}_{\text{oss}}$		365	528	690	
Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$		255	425	595	
Gate resistance	$\text{R}_g$	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$			5.6	$\Omega$
Total Gate Charge	$\text{Q}_g$	$\text{V}_{\text{DS}} = -10\text{V}, \text{Id} = -14\text{A}$ $\text{V}_{\text{GS}} = -4.5\text{V}$	35	44	53	$\text{nC}$
Gate Source Charge	$\text{Q}_{\text{gs}}$			9		
Gate Drain Charge	$\text{Q}_{\text{gd}}$			11		
Turn-On Delay Time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{GS}} = -4.5\text{V}, \text{V}_{\text{DS}} = -10\text{V},$ $\text{R}_L = 0.75\Omega, \text{R}_{\text{GEN}} = 3\Omega$		18		$\text{ns}$
Turn-On Rise Time	$\text{t}_r$			32		
Turn-Off Delay Time	$\text{t}_{\text{d(off)}}$			136		
Turn-Off Fall Time	$\text{t}_f$			59		
Body Diode Reverse Recovery Time	$\text{t}_{\text{rr}}$	$\text{I}_F = -14\text{A}, \frac{d\text{I}}{dt} = 500\text{A}/\mu\text{s}$	26	33	40	
Body Diode Reverse Recovery Charge	$\text{Q}_{\text{rr}}$	$\text{I}_F = -14\text{A}, \frac{d\text{I}}{dt} = 500\text{A}/\mu\text{s}$	80	100	120	$\text{nC}$
Maximum Body-Diode Continuous Current	$\text{I}_s$				-35	A
Diode Forward Voltage	$\text{V}_{\text{SD}}$	$\text{I}_s = -1\text{ A}, \text{V}_{\text{GS}} = 0\text{V}$			-1	V

E. The static characteristics in Figures 1 to 6 are obtained using <300s pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

## ■ Marking

Marking	J7105 KC***
---------	----------------

## P-Channel MOSFET

## 2KJ7105DFN

## ■ Typical Electrical and Thermal Characteristics




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

## P-Channel MOSFET

2KJ7105DFN




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

## P-Channel MOSFET

2KJ7105DFN



Figure 12: Single Pulse Avalanche capability  
(Note C)

Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating  
Junction-to-Ambient (Note H)


Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

**P-Channel MOSFET****2KJ7105DFN**


Gate Charge Test Circuit &amp; Waveform




Resistive Switching Test Circuit &amp; Waveforms



Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms




Diode Recovery Test Circuit &amp; Waveforms



## P-Channel MOSFET

## 2KJ7105DFN

## ■ PDFN3.3x3.3-8 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.650	0.850	0.026	0.033
A1	0.152 REF.		0.006 REF.	
A2	0~0.05		0~0.002	
D	2.900	3.100	0.114	0.122
D1	2.300	2.600	0.091	0.102
E	2.900	3.100	0.114	0.122
E1	3.150	3.450	0.124	0.136
E2	1.535	1.935	0.060	0.076
b	0.200	0.400	0.008	0.016
e	0.550	0.750	0.022	0.030
L	0.300	0.500	0.012	0.020
L1	0.180	0.480	0.007	0.019
L2	0~0.100		0~0.004	
L3	0~0.100		0~0.004	
H	0.315	0.515	0.012	0.020
θ	9°	13°	9°	13°