


## Dual P-Channel MOSFET

## 2KJ7102DFN

## ■ Features

- $V_{DS}$  (V) = -20V,  $I_D$  = -30A
- $R_{DS(ON)} \leqslant 20m\Omega$  @  $V_{GS}=-10V$
- Optimized Gate Charge to Minimize Switching Losses

PDFN3.3x3.3-8

■ Absolute Maximum Ratings ( $T_A = 25^\circ C$  Unless otherwise noted)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DS}$	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	
Continuous Drain Current	$I_D$	-30	A
		-19	
		-8.8	
		-7	
Pulsed Drain Current (Note 1)	$I_{DM}$	-40	
Avalanche Current	$I_{AS}$	-21.5	W
Avalanche Energy	$E_{AS}$	23	
Power Dissipation (Note 3)	$P_D$	29	
		11	
		2.5	
		1.6	
Thermal Resistance, Junction- to-Ambient (Note 2)	$R_{\theta JA}$	50	°C/W
		72	
Thermal Resistance, Junction- to-Case	$R_{\theta JC}$	4.3	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	°C

Notes:

- 1.Pulse width limited by maximum junction temperature.
- 2.The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper.
- 3.The Power dissipation is based on  $R_{\theta JA}$   $t \leqslant 10s$  value.

## Dual P-Channel MOSFET

## 2KJ7102DFN

■ Electrical Characteristics ( $T_J = 25^\circ\text{C}$  Unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	V <sub>DSS</sub>	I <sub>D</sub> =-250μA, V <sub>GS</sub> =0V	-20			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DSS</sub> =-16V, V <sub>GS</sub> =0V			-1	μA
		V <sub>DSS</sub> =-10V, V <sub>GS</sub> =0V, T <sub>J</sub> = 55°C			-10	
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>DSS</sub> =0V, V <sub>GS</sub> =±12V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DSS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-0.65		-1.2	V
Static Drain-Source On-Resistance (Note 1)	R <sub>D(on)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-2.5A			20	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-2.5A			25	
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-2A			35	
Forward Transconductance (Note 1)	g <sub>FS</sub>	V <sub>DSS</sub> =-10V, I <sub>D</sub> =-2.5A		17		s
<b>Dynamic</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> =0V, V <sub>DSS</sub> =-10V, f=1MHz		1275		pF
Output Capacitance	C <sub>oss</sub>			179		
Reverse Transfer Capacitance	C <sub>rss</sub>			161		
Gate Resistance	R <sub>g</sub>	V <sub>GS</sub> = 0V, V <sub>DSS</sub> = 0V, f = 1MHz		9.5		Ω
Total Gate Charge	Q <sub>g</sub>	V <sub>DSS</sub> =-10V, I <sub>D</sub> =-2.5A, V <sub>GS</sub> = -4.5V		33		nC
Gate Source Charge	Q <sub>gs</sub>			1.5		
Gate Drain Charge	Q <sub>gd</sub>			4.7		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-10V, I <sub>D</sub> =-2.5A, V <sub>GEN</sub> = -10 V, R <sub>G</sub> = 6 Ω		10		ns
Turn-On Rise Time	t <sub>r</sub>			24		
Turn-Off Delay Time	t <sub>d(off)</sub>			60		
Turn-Off Fall Time	t <sub>f</sub>			153		
<b>Source-Drain diode ratings and characteristics (T<sub>J</sub> = 25 °C)</b>						
Body-Diode Continuous Current (Note 3)	I <sub>S</sub>				-24	A
Diode Forward Voltage (Note 1)	V <sub>SD</sub>	I <sub>F</sub> =-2.5 A, V <sub>GS</sub> =0V			-1.2	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = -2.5A , dI <sub>F</sub> /dt = 100A /μs		13		nS
Reverse Recovery Charge	Q <sub>rr</sub>			5.5		nC

Notes:

1. Pulse test : Pulse Width≤300μsec, Duty Cycle≤ 2%.
2. Independent of operating temperature.
3. Package limitation current is -9A.







## ■ Marking

Marking	J7102 KA****
---------	-----------------

## Dual P-Channel MOSFET






2KJ7102DFN

■ Typical Characteristics ( $T_J = 25^\circ\text{C}$  unless otherwise noted)






## Dual P-Channel MOSFET

2KJ7102DFN



## Dual P-Channel MOSFET

2KJ7102DFN



## Dual P-Channel MOSFET

2KJ7102DFN

## ■ PDFN3.3x3.3-8 Package Outline Dimensions

